Design and Optimization of a Quaternary Signed-Digit Adder for VLSI Applications. Advanced Research & Development Journal [Internet]. 2026 Jul. 8 [cited 2026 Jul. 17];2(2). Available from: https://www.ardjournal.com/index.php/ard/article/view/68