“Design and Optimization of a Quaternary Signed-Digit Adder for VLSI Applications”. Advanced Research & Development Journal, vol. 2, no. 2, July 2026, https://www.ardjournal.com/index.php/ard/article/view/68.