“Design and Optimization of a Quaternary Signed-Digit Adder for VLSI Applications”, Advanced Research & Development Journal, vol. 2, no. 2, Jul. 2026, Accessed: Jul. 16, 2026. [Online]. Available: https://www.ardjournal.com/index.php/ard/article/view/68