Design and Optimization of a Quaternary Signed-Digit Adder for VLSI Applications. Advanced Research & Development Journal, [S. l.], v. 2, n. 2, 2026. Disponível em: https://www.ardjournal.com/index.php/ard/article/view/68. Acesso em: 16 jul. 2026.