Design and Optimization of a Quaternary Signed-Digit Adder for VLSI Applications. Advanced Research & Development Journal 2026, 2 (2).