2026. Design and Optimization of a Quaternary Signed-Digit Adder for VLSI Applications. Advanced Research & Development Journal. 2, 2 (Jul. 2026).